

In the Claims:

- B1 sub C1
1. (Currently Amended) An apparatus comprising:
a processor interface unit; and
a cache to store information received from a processor coupled to the processor interface unit, the cache to store disposable information that may be overwritten without first delivering ever having delivered the disposable information to a system memory if ^{only} the disposable information has been read at least once.
 2. (Original) The apparatus of claim 1, the cache to further store non-disposable information.
 3. (Original) The apparatus of claim 2, further comprising a cache management unit to determine whether a cache entry contains disposable information.
 4. (Original) The apparatus of claim 3, further comprising a bus interface unit to allow a device coupled to the bus interface unit to access the cache.
 5. (Previously Amended) The apparatus of claim 4, the cache management unit to allow the cache entry to be overwritten once the device coupled to the bus interface unit reads the cache entry and if the cache management logic determines that the cache entry contains disposable information.

6. (Original) The apparatus of claim 5, further comprising a system memory controller.

B1
7. (Original) The apparatus of claim 6, the cache management unit to cause the cache entry contents to be delivered to the system memory controller for delivery to a system memory if the cache management unit determines that the cache entry does not contain disposable information.

8. (Original) The apparatus of claim 7, the processor interface unit to receive a disposable information attribute indication from the processor when the processor delivers disposable information to the processor interface unit.

9. (Original) The apparatus of claim 7, the cache management unit to determine whether the cache entry contains disposable data by comparing the cache entry address with a range of addresses that define a disposable information address space.

10. (Original) The apparatus of claim 9, further comprising at least one programmable register to store addresses that define a disposable address space.

11. (Currently Amended) A system, comprising:

a processor; and

a system logic device coupled to the processor, the system logic device including a processor interface unit, and

B1

a cache to store information received from a processor coupled to the processor interface unit, the cache to store disposable information that may be overwritten without ~~first delivering~~ ever having delivered the disposable information to a system memory if the disposable information has been read at least once.

12. (Original) The system of claim 11, the cache to further store non-disposable information.

13. (Original) The system of claim 12, the system logic device further including a cache management unit to determine whether a cache entry contains disposable information.

14. (Original) The system of claim 13, the system logic device further including a bus interface unit.

15. (Original) The system of claim 14, further comprising a device coupled to the system logic device bus interface unit.

16. (Previously Amended) The system of claim 15, the cache management unit to allow the cache entry to be overwritten once the device coupled to the bus interface unit reads the cache entry and if the cache management logic determines that the cache entry contains disposable information.

17. (Original) The system of claim 16, the system logic device further including a system memory controller.

B1
18. (Original) The system of claim 17, further comprising a system memory coupled to the system memory controller.

19. (Original) The system of claim 18, the cache management unit to cause the cache entry contents to be delivered to the system memory controller for delivery to the system memory if the cache management unit determines that the cache entry does not contain disposable information.

20. (Original) The system of claim 19, the processor interface unit to receive a disposable information attribute indication from the processor when the processor delivers disposable information to the processor interface unit.

21. (Original) The system of claim 19, the cache management unit to determine whether the cache entry contains disposable data by comparing the cache entry address with a range of addresses that define a disposable information address space.

22. (Original) The system of claim 21, the system logic device further including at least one programmable register to store addresses that define a disposable address space.

B1
encl

23. (Currently Amended) A method, comprising:
receiving a line of information from a processor;
storing the line of information in a cache;
determining whether the line of information is disposable; and
overwriting the line of information, if it is determined to be disposable, without
first writing ever having written the line of information to a system memory once the line
of information has been read by a system device.

24. Cancelled

25. (Previously Amended) The method of claim 23, wherein determining
whether the line of information is disposable includes examining an attribute
communicated along with the line of information by the processor.

26. (Previously Amended) The method of claim 23, wherein determining
whether the line of information is disposable includes comparing the address of the line
of information with a range of addresses that defines a disposable information address
space.